diff --git a/.gitignore b/.gitignore index 3b76d9c..c848d7a 100644 --- a/.gitignore +++ b/.gitignore @@ -1,1194 +1,54 @@ - - - - - STS_RR_R125/.gitignore 位于 STS_M1A - STS_RR_R125 - YUNHORN - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - -
-
- -
-
-
-
-
- - - - - -
- sundp -
/
- STS_RR_R125 -
- - - - - -
- - - -
- - - -
- -
- -
- -
- - - 1 - -
-
- -
- -
- - - 0 - -
-
- - -
- - 派生 - - - - 0 - -
- -
- -
-
- -
- - - -
-
-
- -
- - - - - - -
-
- - 您已经于2024-03-01 19:36:52 +08:00推送了分支 STS_R1D -
- - 创建合并请求 - -
- - - - -
-
- -
-
- - -
-
- - - - -
-
- - - - - - - - - - - - - - -
- - -
- - - - - - - - - - - - - - - - - - - - - STS_RR_R125/.gitignore - -
-
- - - -
-
- -
-

-
- -
- - -
- 55 行 -
- - -
- 494 B -
- - - -
- Plaintext -
- - - -
- - -
-
- - - - - - - - - - - - - - - - - -
-

-
- - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
# ---> C -
# Prerequisites -
*.d -
-
# Object files -
*.o -
*.ko -
*.obj -
*.elf -
-
# Linker output -
*.ilk -
*.map -
*.exp -
-
# Precompiled Headers -
*.gch -
*.pch -
-
# Libraries -
*.lib -
*.a -
*.la -
*.lo -
-
# Shared objects (inc. Windows DLLs) -
*.dll -
*.so -
*.so.* -
*.dylib -
-
# Executables -
*.exe -
*.out -
*.app -
*.i*86 -
*.x86_64 -
*.hex -
-
# Debug files -
*.dSYM/ -
*.su -
*.idb -
*.pdb -
-
# Kernel Module Compile Results -
*.mod* -
*.cmd -
.tmp_versions/ -
modules.order -
Module.symvers -
Mkfile.old -
dkms.conf -
-
- - - -
-
-
- - -
-
- - - - -
- - - - - - - - - - - - - - - +# ---> C +# Prerequisites +*.d + +# Object files +*.o +*.ko +*.obj +*.elf + +# Linker output +*.ilk +*.map +*.exp + +# Precompiled Headers +*.gch +*.pch + +# Libraries +*.lib +*.a +*.la +*.lo + +# Shared objects (inc. Windows DLLs) +*.dll +*.so +*.so.* +*.dylib + +# Executables +*.exe +*.out +*.app +*.i*86 +*.x86_64 +*.hex + +# Debug files +*.dSYM/ +*.su +*.idb +*.pdb + +# Kernel Module Compile Results +*.mod* +*.cmd +.tmp_versions/ +modules.order +Module.symvers +Mkfile.old +dkms.conf + diff --git a/mcu/startup_stm32wl55jcix.s__ b/mcu/startup_stm32wl55jcix.s__ index bc757e7..91ecb1d 100644 --- a/mcu/startup_stm32wl55jcix.s__ +++ b/mcu/startup_stm32wl55jcix.s__ @@ -1,4226 +1,433 @@ - - - - - STS_RR_R125/startup_stm32wl55jcix.s__ 位于 STS_M1A - STS_RR_R125 - YUNHORN - - - - - +/** + ****************************************************************************** + * @file startup_stm32wl55xx_cm4.s + * @author MCD Application Team + * @brief STM32WL55xx devices Cortex-M4 vector table for GCC toolchain. + * This module performs: + * - Set the initial SP + * - Set the initial PC == Reset_Handler, + * - Set the vector table entries with the exceptions ISR address, + * - Branches to main in the C library (which eventually + * calls main()). + * After Reset the Cortex-M4 processor is in Thread mode, + * priority is Privileged, and the Stack is set to Main. + ****************************************************************************** + * @attention + * + * Copyright (c) 2020-2021 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +.syntax unified +.cpu cortex-m4 +.fpu softvfp +.thumb + +.global g_pfnVectors +.global Default_Handler + +/* start address for the initialization values of the .data section. +defined in linker script */ +.word _sidata +/* start address for the .data section. defined in linker script */ +.word _sdata +/* end address for the .data section. defined in linker script */ +.word _edata +/* start address for the .bss section. defined in linker script */ +.word _sbss +/* end address for the .bss section. defined in linker script */ +.word _ebss + +/** + * @brief This is the code that gets called when the processor first + * starts execution following a reset event. Only the absolutely + * necessary set is performed, after which the application + * supplied main() routine is called. + * @param None + * @retval : None +*/ + + .section .text.Reset_Handler + .weak Reset_Handler + .type Reset_Handler, %function +Reset_Handler: + ldr r0, =_estack + mov sp, r0 /* set stack pointer */ + +/* Call the clock system initialization function.*/ + bl SystemInit + +/* Copy the data segment initializers from flash to SRAM */ + ldr r0, =_sdata + ldr r1, =_edata + ldr r2, =_sidata + movs r3, #0 + b LoopCopyDataInit + +CopyDataInit: + ldr r4, [r2, r3] + str r4, [r0, r3] + adds r3, r3, #4 + +LoopCopyDataInit: + adds r4, r0, r3 + cmp r4, r1 + bcc CopyDataInit + +/* Zero fill the bss segment. */ + ldr r2, =_sbss + ldr r4, =_ebss + movs r3, #0 + b LoopFillZerobss + +FillZerobss: + str r3, [r2] + adds r2, r2, #4 + +LoopFillZerobss: + cmp r2, r4 + bcc FillZerobss + +/* Call static constructors */ + bl __libc_init_array +/* Call the application's entry point.*/ + bl main + +LoopForever: + b LoopForever + + .size Reset_Handler, .-Reset_Handler + +/** + * @brief This is the code that gets called when the processor receives an + * unexpected interrupt. This simply enters an infinite loop, preserving + * the system state for examination by a debugger. + * + * @param None + * @retval : None +*/ + .section .text.Default_Handler,"ax",%progbits +Default_Handler: +Infinite_Loop: + b Infinite_Loop + .size Default_Handler, .-Default_Handler + +/****************************************************************************** +* +* The STM32WL55xx Cortex-M4 vector table. Note that the proper constructs +* must be placed on this to ensure that it ends up at physical address +* 0x0000.0000. +* +******************************************************************************/ + .section .isr_vector,"a",%progbits + .type g_pfnVectors, %object + .size g_pfnVectors, .-g_pfnVectors + +g_pfnVectors: + .word _estack + .word Reset_Handler + .word NMI_Handler + .word HardFault_Handler + .word MemManage_Handler + .word BusFault_Handler + .word UsageFault_Handler + .word 0 + .word 0 + .word 0 + .word 0 + .word SVC_Handler + .word DebugMon_Handler + .word 0 + .word PendSV_Handler + .word SysTick_Handler + .word WWDG_IRQHandler /* Window Watchdog interrupt */ + .word PVD_PVM_IRQHandler /* PVD and PVM interrupt through EXTI */ + .word TAMP_STAMP_LSECSS_SSRU_IRQHandler /* RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU int.*/ + .word RTC_WKUP_IRQHandler /* RTC wakeup interrupt through EXTI[19] */ + .word FLASH_IRQHandler /* Flash memory global interrupt and Flash memory ECC */ + .word RCC_IRQHandler /* RCC global interrupt */ + .word EXTI0_IRQHandler /* EXTI line 0 interrupt */ + .word EXTI1_IRQHandler /* EXTI line 1 interrupt */ + .word EXTI2_IRQHandler /* EXTI line 2 interrupt */ + .word EXTI3_IRQHandler /* EXTI line 3 interrupt */ + .word EXTI4_IRQHandler /* EXTI line 4 interrupt */ + .word DMA1_Channel1_IRQHandler /* DMA1 channel 1 interrupt */ + .word DMA1_Channel2_IRQHandler /* DMA1 channel 2 interrupt */ + .word DMA1_Channel3_IRQHandler /* DMA1 channel 3 interrupt */ + .word DMA1_Channel4_IRQHandler /* DMA1 channel 4 interrupt */ + .word DMA1_Channel5_IRQHandler /* DMA1 channel 5 interrupt */ + .word DMA1_Channel6_IRQHandler /* DMA1 channel 6 interrupt */ + .word DMA1_Channel7_IRQHandler /* DMA1 channel 7 interrupt */ + .word ADC_IRQHandler /* ADC interrupt */ + .word DAC_IRQHandler /* DAC interrupt */ + .word C2SEV_PWR_C2H_IRQHandler /* CPU M0+ SEV Interrupt */ + .word COMP_IRQHandler /* COMP1 and COMP2 interrupt through EXTI */ + .word EXTI9_5_IRQHandler /* EXTI line 9_5 interrupt */ + .word TIM1_BRK_IRQHandler /* Timer 1 break interrupt */ + .word TIM1_UP_IRQHandler /* Timer 1 Update */ + .word TIM1_TRG_COM_IRQHandler /* Timer 1 trigger and communication */ + .word TIM1_CC_IRQHandler /* Timer 1 capture compare interrupt */ + .word TIM2_IRQHandler /* TIM2 global interrupt */ + .word TIM16_IRQHandler /* Timer 16 global interrupt */ + .word TIM17_IRQHandler /* Timer 17 global interrupt */ + .word I2C1_EV_IRQHandler /* I2C1 event interrupt */ + .word I2C1_ER_IRQHandler /* I2C1 event interrupt */ + .word I2C2_EV_IRQHandler /* I2C2 error interrupt */ + .word I2C2_ER_IRQHandler /* I2C2 error interrupt */ + .word SPI1_IRQHandler /* SPI1 global interrupt */ + .word SPI2_IRQHandler /* SPI2 global interrupt */ + .word USART1_IRQHandler /* USART1 global interrupt */ + .word USART2_IRQHandler /* USART2 global interrupt */ + .word LPUART1_IRQHandler /* LPUART1 global interrupt */ + .word LPTIM1_IRQHandler /* LPtimer 1 global interrupt */ + .word LPTIM2_IRQHandler /* LPtimer 2 global interrupt */ + .word EXTI15_10_IRQHandler /* EXTI line 15_10] interrupt through EXTI */ + .word RTC_Alarm_IRQHandler /* RTC Alarms A & B interrupt */ + .word LPTIM3_IRQHandler /* LPtimer 3 global interrupt */ + .word SUBGHZSPI_IRQHandler /* SUBGHZSPI global interrupt */ + .word IPCC_C1_RX_IRQHandler /* IPCC CPU1 RX occupied interrupt */ + .word IPCC_C1_TX_IRQHandler /* IPCC CPU1 RX free interrupt */ + .word HSEM_IRQHandler /* Semaphore interrupt 0 to CPU1 */ + .word I2C3_EV_IRQHandler /* I2C3 event interrupt */ + .word I2C3_ER_IRQHandler /* I2C3 error interrupt */ + .word SUBGHZ_Radio_IRQHandler /* Radio IRQs RFBUSY interrupt through EXTI */ + .word AES_IRQHandler /* AES global interrupt */ + .word RNG_IRQHandler /* RNG interrupt */ + .word PKA_IRQHandler /* PKA interrupt */ + .word DMA2_Channel1_IRQHandler /* DMA2 channel 1 interrupt */ + .word DMA2_Channel2_IRQHandler /* DMA2 channel 2 interrupt */ + .word DMA2_Channel3_IRQHandler /* DMA2 channel 3 interrupt */ + .word DMA2_Channel4_IRQHandler /* DMA2 channel 4 interrupt */ + .word DMA2_Channel5_IRQHandler /* DMA2 channel 5 interrupt */ + .word DMA2_Channel6_IRQHandler /* DMA2 channel 6 interrupt */ + .word DMA2_Channel7_IRQHandler /* DMA2 channel 7 interrupt */ + .word DMAMUX1_OVR_IRQHandler /* DMAMUX overrun interrupt */ + +/******************************************************************************* +* +* Provide weak aliases for each Exception handler to the Default_Handler. +* As they are weak aliases, any function with the same name will override +* this definition. +* +*******************************************************************************/ + + .weak NMI_Handler + .thumb_set NMI_Handler,Default_Handler + + .weak HardFault_Handler + .thumb_set HardFault_Handler,Default_Handler + + .weak MemManage_Handler + .thumb_set MemManage_Handler,Default_Handler + + .weak BusFault_Handler + .thumb_set BusFault_Handler,Default_Handler + + .weak UsageFault_Handler + .thumb_set UsageFault_Handler,Default_Handler + + .weak SVC_Handler + .thumb_set SVC_Handler,Default_Handler + + .weak DebugMon_Handler + .thumb_set DebugMon_Handler,Default_Handler + + .weak PendSV_Handler + .thumb_set PendSV_Handler,Default_Handler + + .weak SysTick_Handler + .thumb_set SysTick_Handler,Default_Handler + + .weak WWDG_IRQHandler + .thumb_set WWDG_IRQHandler,Default_Handler + + .weak PVD_PVM_IRQHandler + .thumb_set PVD_PVM_IRQHandler,Default_Handler + + .weak TAMP_STAMP_LSECSS_SSRU_IRQHandler + .thumb_set TAMP_STAMP_LSECSS_SSRU_IRQHandler,Default_Handler + + .weak RTC_WKUP_IRQHandler + .thumb_set RTC_WKUP_IRQHandler,Default_Handler + + .weak FLASH_IRQHandler + .thumb_set FLASH_IRQHandler,Default_Handler + + .weak RCC_IRQHandler + .thumb_set RCC_IRQHandler,Default_Handler + .weak EXTI0_IRQHandler + .thumb_set EXTI0_IRQHandler,Default_Handler - - + .weak EXTI1_IRQHandler + .thumb_set EXTI1_IRQHandler,Default_Handler - - - - - + .weak EXTI2_IRQHandler + .thumb_set EXTI2_IRQHandler,Default_Handler - - - - - - - - - - - + .weak EXTI3_IRQHandler + .thumb_set EXTI3_IRQHandler,Default_Handler - + .weak EXTI4_IRQHandler + .thumb_set EXTI4_IRQHandler,Default_Handler - + .weak DMA1_Channel1_IRQHandler + .thumb_set DMA1_Channel1_IRQHandler,Default_Handler - + .weak DMA1_Channel2_IRQHandler + .thumb_set DMA1_Channel2_IRQHandler,Default_Handler + .weak DMA1_Channel3_IRQHandler + .thumb_set DMA1_Channel3_IRQHandler,Default_Handler - - - - - + .weak DMA1_Channel4_IRQHandler + .thumb_set DMA1_Channel4_IRQHandler,Default_Handler -
- + .weak DMA1_Channel5_IRQHandler + .thumb_set DMA1_Channel5_IRQHandler,Default_Handler - + .weak DMA1_Channel6_IRQHandler + .thumb_set DMA1_Channel6_IRQHandler,Default_Handler - - + .weak DMA1_Channel7_IRQHandler + .thumb_set DMA1_Channel7_IRQHandler,Default_Handler - + .weak ADC_IRQHandler + .thumb_set ADC_IRQHandler,Default_Handler + .weak DAC_IRQHandler + .thumb_set DAC_IRQHandler,Default_Handler - + .weak I2C1_ER_IRQHandler + .thumb_set I2C1_ER_IRQHandler,Default_Handler - + .weak I2C2_EV_IRQHandler + .thumb_set I2C2_EV_IRQHandler,Default_Handler + .weak I2C2_ER_IRQHandler + .thumb_set I2C2_ER_IRQHandler,Default_Handler + .weak SPI1_IRQHandler + .thumb_set SPI1_IRQHandler,Default_Handler -
-
+ .weak SPI2_IRQHandler + .thumb_set SPI2_IRQHandler,Default_Handler -
-
-
-
-
- + .weak USART1_IRQHandler + .thumb_set USART1_IRQHandler,Default_Handler - + .weak USART2_IRQHandler + .thumb_set USART2_IRQHandler,Default_Handler + .weak LPUART1_IRQHandler + .thumb_set LPUART1_IRQHandler,Default_Handler -
- sundp -
/
- STS_RR_R125 -
- - - - - -
- - - -
- - - -
- -
- -
- -
- - - 1 - -
-
- -
- -
- - - 0 - -
-
- - -
- - 派生 - - - - 0 - -
- -
- -
-
+ .weak LPTIM1_IRQHandler + .thumb_set LPTIM1_IRQHandler,Default_Handler -
- - - -
-
-
+ .weak RNG_IRQHandler + .thumb_set RNG_IRQHandler,Default_Handler -
- + .weak PKA_IRQHandler + .thumb_set PKA_IRQHandler,Default_Handler + .weak DMA2_Channel1_IRQHandler + .thumb_set DMA2_Channel1_IRQHandler,Default_Handler + .weak DMA2_Channel2_IRQHandler + .thumb_set DMA2_Channel2_IRQHandler,Default_Handler + .weak DMA2_Channel3_IRQHandler + .thumb_set DMA2_Channel3_IRQHandler,Default_Handler - -
-
- - 您已经于2024-03-01 19:36:52 +08:00推送了分支 STS_R1D -
- - 创建合并请求 - -
+ .weak DMA2_Channel4_IRQHandler + .thumb_set DMA2_Channel4_IRQHandler,Default_Handler + .weak DMA2_Channel5_IRQHandler + .thumb_set DMA2_Channel5_IRQHandler,Default_Handler - - -
-
- -
-
- - -
-
- - - + .weak DMA2_Channel6_IRQHandler + .thumb_set DMA2_Channel6_IRQHandler,Default_Handler -
-
- + .weak DMA2_Channel7_IRQHandler + .thumb_set DMA2_Channel7_IRQHandler,Default_Handler + .weak DMAMUX1_OVR_IRQHandler + .thumb_set DMAMUX1_OVR_IRQHandler,Default_Handler - - - - - - - - - - - -
- - -
- - - - - - - - - - - - - - - - - - - - - STS_RR_R125/mcu/startup_stm32wl55jcix.s__ - -
-
- - - -
-
- -
-

-
- -
- - -
- 434 行 -
- - -
- 16 KiB -
- - - -
- Plaintext -
- - - -
- - -
-
- - - - - - - - - - - - - - - - - -
-

-
- - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
/** -
****************************************************************************** -
* @file startup_stm32wl55xx_cm4.s -
* @author MCD Application Team -
* @brief STM32WL55xx devices Cortex-M4 vector table for GCC toolchain. -
* This module performs: -
* - Set the initial SP -
* - Set the initial PC == Reset_Handler, -
* - Set the vector table entries with the exceptions ISR address, -
* - Branches to main in the C library (which eventually -
* calls main()). -
* After Reset the Cortex-M4 processor is in Thread mode, -
* priority is Privileged, and the Stack is set to Main. -
****************************************************************************** -
* @attention -
* -
* Copyright (c) 2020-2021 STMicroelectronics. -
* All rights reserved. -
* -
* This software is licensed under terms that can be found in the LICENSE file -
* in the root directory of this software component. -
* If no LICENSE file comes with this software, it is provided AS-IS. -
* -
****************************************************************************** -
*/ -
-
.syntax unified -
.cpu cortex-m4 -
.fpu softvfp -
.thumb -
-
.global g_pfnVectors -
.global Default_Handler -
-
/* start address for the initialization values of the .data section. -
defined in linker script */ -
.word _sidata -
/* start address for the .data section. defined in linker script */ -
.word _sdata -
/* end address for the .data section. defined in linker script */ -
.word _edata -
/* start address for the .bss section. defined in linker script */ -
.word _sbss -
/* end address for the .bss section. defined in linker script */ -
.word _ebss -
-
/** -
* @brief This is the code that gets called when the processor first -
* starts execution following a reset event. Only the absolutely -
* necessary set is performed, after which the application -
* supplied main() routine is called. -
* @param None -
* @retval : None -
*/ -
-
.section .text.Reset_Handler -
.weak Reset_Handler -
.type Reset_Handler, %function -
Reset_Handler: -
ldr r0, =_estack -
mov sp, r0 /* set stack pointer */ -
-
/* Call the clock system initialization function.*/ -
bl SystemInit -
-
/* Copy the data segment initializers from flash to SRAM */ -
ldr r0, =_sdata -
ldr r1, =_edata -
ldr r2, =_sidata -
movs r3, #0 -
b LoopCopyDataInit -
-
CopyDataInit: -
ldr r4, [r2, r3] -
str r4, [r0, r3] -
adds r3, r3, #4 -
-
LoopCopyDataInit: -
adds r4, r0, r3 -
cmp r4, r1 -
bcc CopyDataInit -
-
/* Zero fill the bss segment. */ -
ldr r2, =_sbss -
ldr r4, =_ebss -
movs r3, #0 -
b LoopFillZerobss -
-
FillZerobss: -
str r3, [r2] -
adds r2, r2, #4 -
-
LoopFillZerobss: -
cmp r2, r4 -
bcc FillZerobss -
-
/* Call static constructors */ -
bl __libc_init_array -
/* Call the application's entry point.*/ -
bl main -
-
LoopForever: -
b LoopForever -
-
.size Reset_Handler, .-Reset_Handler -
-
/** -
* @brief This is the code that gets called when the processor receives an -
* unexpected interrupt. This simply enters an infinite loop, preserving -
* the system state for examination by a debugger. -
* -
* @param None -
* @retval : None -
*/ -
.section .text.Default_Handler,"ax",%progbits -
Default_Handler: -
Infinite_Loop: -
b Infinite_Loop -
.size Default_Handler, .-Default_Handler -
-
/****************************************************************************** -
* -
* The STM32WL55xx Cortex-M4 vector table. Note that the proper constructs -
* must be placed on this to ensure that it ends up at physical address -
* 0x0000.0000. -
* -
******************************************************************************/ -
.section .isr_vector,"a",%progbits -
.type g_pfnVectors, %object -
.size g_pfnVectors, .-g_pfnVectors -
-
g_pfnVectors: -
.word _estack -
.word Reset_Handler -
.word NMI_Handler -
.word HardFault_Handler -
.word MemManage_Handler -
.word BusFault_Handler -
.word UsageFault_Handler -
.word 0 -
.word 0 -
.word 0 -
.word 0 -
.word SVC_Handler -
.word DebugMon_Handler -
.word 0 -
.word PendSV_Handler -
.word SysTick_Handler -
.word WWDG_IRQHandler /* Window Watchdog interrupt */ -
.word PVD_PVM_IRQHandler /* PVD and PVM interrupt through EXTI */ -
.word TAMP_STAMP_LSECSS_SSRU_IRQHandler /* RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU int.*/ -
.word RTC_WKUP_IRQHandler /* RTC wakeup interrupt through EXTI[19] */ -
.word FLASH_IRQHandler /* Flash memory global interrupt and Flash memory ECC */ -
.word RCC_IRQHandler /* RCC global interrupt */ -
.word EXTI0_IRQHandler /* EXTI line 0 interrupt */ -
.word EXTI1_IRQHandler /* EXTI line 1 interrupt */ -
.word EXTI2_IRQHandler /* EXTI line 2 interrupt */ -
.word EXTI3_IRQHandler /* EXTI line 3 interrupt */ -
.word EXTI4_IRQHandler /* EXTI line 4 interrupt */ -
.word DMA1_Channel1_IRQHandler /* DMA1 channel 1 interrupt */ -
.word DMA1_Channel2_IRQHandler /* DMA1 channel 2 interrupt */ -
.word DMA1_Channel3_IRQHandler /* DMA1 channel 3 interrupt */ -
.word DMA1_Channel4_IRQHandler /* DMA1 channel 4 interrupt */ -
.word DMA1_Channel5_IRQHandler /* DMA1 channel 5 interrupt */ -
.word DMA1_Channel6_IRQHandler /* DMA1 channel 6 interrupt */ -
.word DMA1_Channel7_IRQHandler /* DMA1 channel 7 interrupt */ -
.word ADC_IRQHandler /* ADC interrupt */ -
.word DAC_IRQHandler /* DAC interrupt */ -
.word C2SEV_PWR_C2H_IRQHandler /* CPU M0+ SEV Interrupt */ -
.word COMP_IRQHandler /* COMP1 and COMP2 interrupt through EXTI */ -
.word EXTI9_5_IRQHandler /* EXTI line 9_5 interrupt */ -
.word TIM1_BRK_IRQHandler /* Timer 1 break interrupt */ -
.word TIM1_UP_IRQHandler /* Timer 1 Update */ -
.word TIM1_TRG_COM_IRQHandler /* Timer 1 trigger and communication */ -
.word TIM1_CC_IRQHandler /* Timer 1 capture compare interrupt */ -
.word TIM2_IRQHandler /* TIM2 global interrupt */ -
.word TIM16_IRQHandler /* Timer 16 global interrupt */ -
.word TIM17_IRQHandler /* Timer 17 global interrupt */ -
.word I2C1_EV_IRQHandler /* I2C1 event interrupt */ -
.word I2C1_ER_IRQHandler /* I2C1 event interrupt */ -
.word I2C2_EV_IRQHandler /* I2C2 error interrupt */ -
.word I2C2_ER_IRQHandler /* I2C2 error interrupt */ -
.word SPI1_IRQHandler /* SPI1 global interrupt */ -
.word SPI2_IRQHandler /* SPI2 global interrupt */ -
.word USART1_IRQHandler /* USART1 global interrupt */ -
.word USART2_IRQHandler /* USART2 global interrupt */ -
.word LPUART1_IRQHandler /* LPUART1 global interrupt */ -
.word LPTIM1_IRQHandler /* LPtimer 1 global interrupt */ -
.word LPTIM2_IRQHandler /* LPtimer 2 global interrupt */ -
.word EXTI15_10_IRQHandler /* EXTI line 15_10] interrupt through EXTI */ -
.word RTC_Alarm_IRQHandler /* RTC Alarms A & B interrupt */ -
.word LPTIM3_IRQHandler /* LPtimer 3 global interrupt */ -
.word SUBGHZSPI_IRQHandler /* SUBGHZSPI global interrupt */ -
.word IPCC_C1_RX_IRQHandler /* IPCC CPU1 RX occupied interrupt */ -
.word IPCC_C1_TX_IRQHandler /* IPCC CPU1 RX free interrupt */ -
.word HSEM_IRQHandler /* Semaphore interrupt 0 to CPU1 */ -
.word I2C3_EV_IRQHandler /* I2C3 event interrupt */ -
.word I2C3_ER_IRQHandler /* I2C3 error interrupt */ -
.word SUBGHZ_Radio_IRQHandler /* Radio IRQs RFBUSY interrupt through EXTI */ -
.word AES_IRQHandler /* AES global interrupt */ -
.word RNG_IRQHandler /* RNG interrupt */ -
.word PKA_IRQHandler /* PKA interrupt */ -
.word DMA2_Channel1_IRQHandler /* DMA2 channel 1 interrupt */ -
.word DMA2_Channel2_IRQHandler /* DMA2 channel 2 interrupt */ -
.word DMA2_Channel3_IRQHandler /* DMA2 channel 3 interrupt */ -
.word DMA2_Channel4_IRQHandler /* DMA2 channel 4 interrupt */ -
.word DMA2_Channel5_IRQHandler /* DMA2 channel 5 interrupt */ -
.word DMA2_Channel6_IRQHandler /* DMA2 channel 6 interrupt */ -
.word DMA2_Channel7_IRQHandler /* DMA2 channel 7 interrupt */ -
.word DMAMUX1_OVR_IRQHandler /* DMAMUX overrun interrupt */ -
-
/******************************************************************************* -
* -
* Provide weak aliases for each Exception handler to the Default_Handler. -
* As they are weak aliases, any function with the same name will override -
* this definition. -
* -
*******************************************************************************/ -
-
.weak NMI_Handler -
.thumb_set NMI_Handler,Default_Handler -
-
.weak HardFault_Handler -
.thumb_set HardFault_Handler,Default_Handler -
-
.weak MemManage_Handler -
.thumb_set MemManage_Handler,Default_Handler -
-
.weak BusFault_Handler -
.thumb_set BusFault_Handler,Default_Handler -
-
.weak UsageFault_Handler -
.thumb_set UsageFault_Handler,Default_Handler -
-
.weak SVC_Handler -
.thumb_set SVC_Handler,Default_Handler -
-
.weak DebugMon_Handler -
.thumb_set DebugMon_Handler,Default_Handler -
-
.weak PendSV_Handler -
.thumb_set PendSV_Handler,Default_Handler -
-
.weak SysTick_Handler -
.thumb_set SysTick_Handler,Default_Handler -
-
.weak WWDG_IRQHandler -
.thumb_set WWDG_IRQHandler,Default_Handler -
-
.weak PVD_PVM_IRQHandler -
.thumb_set PVD_PVM_IRQHandler,Default_Handler -
-
.weak TAMP_STAMP_LSECSS_SSRU_IRQHandler -
.thumb_set TAMP_STAMP_LSECSS_SSRU_IRQHandler,Default_Handler -
-
.weak RTC_WKUP_IRQHandler -
.thumb_set RTC_WKUP_IRQHandler,Default_Handler -
-
.weak FLASH_IRQHandler -
.thumb_set FLASH_IRQHandler,Default_Handler -
-
.weak RCC_IRQHandler -
.thumb_set RCC_IRQHandler,Default_Handler -
-
.weak EXTI0_IRQHandler -
.thumb_set EXTI0_IRQHandler,Default_Handler -
-
.weak EXTI1_IRQHandler -
.thumb_set EXTI1_IRQHandler,Default_Handler -
-
.weak EXTI2_IRQHandler -
.thumb_set EXTI2_IRQHandler,Default_Handler -
-
.weak EXTI3_IRQHandler -
.thumb_set EXTI3_IRQHandler,Default_Handler -
-
.weak EXTI4_IRQHandler -
.thumb_set EXTI4_IRQHandler,Default_Handler -
-
.weak DMA1_Channel1_IRQHandler -
.thumb_set DMA1_Channel1_IRQHandler,Default_Handler -
-
.weak DMA1_Channel2_IRQHandler -
.thumb_set DMA1_Channel2_IRQHandler,Default_Handler -
-
.weak DMA1_Channel3_IRQHandler -
.thumb_set DMA1_Channel3_IRQHandler,Default_Handler -
-
.weak DMA1_Channel4_IRQHandler -
.thumb_set DMA1_Channel4_IRQHandler,Default_Handler -
-
.weak DMA1_Channel5_IRQHandler -
.thumb_set DMA1_Channel5_IRQHandler,Default_Handler -
-
.weak DMA1_Channel6_IRQHandler -
.thumb_set DMA1_Channel6_IRQHandler,Default_Handler -
-
.weak DMA1_Channel7_IRQHandler -
.thumb_set DMA1_Channel7_IRQHandler,Default_Handler -
-
.weak ADC_IRQHandler -
.thumb_set ADC_IRQHandler,Default_Handler -
-
.weak DAC_IRQHandler -
.thumb_set DAC_IRQHandler,Default_Handler -
-
.weak C2SEV_PWR_C2H_IRQHandler -
.thumb_set C2SEV_PWR_C2H_IRQHandler,Default_Handler -
-
.weak COMP_IRQHandler -
.thumb_set COMP_IRQHandler,Default_Handler -
-
.weak EXTI9_5_IRQHandler -
.thumb_set EXTI9_5_IRQHandler,Default_Handler -
-
.weak TIM1_BRK_IRQHandler -
.thumb_set TIM1_BRK_IRQHandler,Default_Handler -
-
.weak TIM1_UP_IRQHandler -
.thumb_set TIM1_UP_IRQHandler,Default_Handler -
-
.weak TIM1_TRG_COM_IRQHandler -
.thumb_set TIM1_TRG_COM_IRQHandler,Default_Handler -
-
.weak TIM1_CC_IRQHandler -
.thumb_set TIM1_CC_IRQHandler,Default_Handler -
-
.weak TIM2_IRQHandler -
.thumb_set TIM2_IRQHandler,Default_Handler -
-
.weak TIM16_IRQHandler -
.thumb_set TIM16_IRQHandler,Default_Handler -
-
.weak TIM17_IRQHandler -
.thumb_set TIM17_IRQHandler,Default_Handler -
-
.weak I2C1_EV_IRQHandler -
.thumb_set I2C1_EV_IRQHandler,Default_Handler -
-
.weak I2C1_ER_IRQHandler -
.thumb_set I2C1_ER_IRQHandler,Default_Handler -
-
.weak I2C2_EV_IRQHandler -
.thumb_set I2C2_EV_IRQHandler,Default_Handler -
-
.weak I2C2_ER_IRQHandler -
.thumb_set I2C2_ER_IRQHandler,Default_Handler -
-
.weak SPI1_IRQHandler -
.thumb_set SPI1_IRQHandler,Default_Handler -
-
.weak SPI2_IRQHandler -
.thumb_set SPI2_IRQHandler,Default_Handler -
-
.weak USART1_IRQHandler -
.thumb_set USART1_IRQHandler,Default_Handler -
-
.weak USART2_IRQHandler -
.thumb_set USART2_IRQHandler,Default_Handler -
-
.weak LPUART1_IRQHandler -
.thumb_set LPUART1_IRQHandler,Default_Handler -
-
.weak LPTIM1_IRQHandler -
.thumb_set LPTIM1_IRQHandler,Default_Handler -
-
.weak LPTIM2_IRQHandler -
.thumb_set LPTIM2_IRQHandler,Default_Handler -
-
.weak EXTI15_10_IRQHandler -
.thumb_set EXTI15_10_IRQHandler,Default_Handler -
-
.weak RTC_Alarm_IRQHandler -
.thumb_set RTC_Alarm_IRQHandler,Default_Handler -
-
.weak LPTIM3_IRQHandler -
.thumb_set LPTIM3_IRQHandler,Default_Handler -
-
.weak SUBGHZSPI_IRQHandler -
.thumb_set SUBGHZSPI_IRQHandler,Default_Handler -
-
.weak IPCC_C1_RX_IRQHandler -
.thumb_set IPCC_C1_RX_IRQHandler,Default_Handler -
-
.weak IPCC_C1_TX_IRQHandler -
.thumb_set IPCC_C1_TX_IRQHandler,Default_Handler -
-
.weak HSEM_IRQHandler -
.thumb_set HSEM_IRQHandler,Default_Handler -
-
.weak I2C3_EV_IRQHandler -
.thumb_set I2C3_EV_IRQHandler,Default_Handler -
-
.weak I2C3_ER_IRQHandler -
.thumb_set I2C3_ER_IRQHandler,Default_Handler -
-
.weak SUBGHZ_Radio_IRQHandler -
.thumb_set SUBGHZ_Radio_IRQHandler,Default_Handler -
-
.weak AES_IRQHandler -
.thumb_set AES_IRQHandler,Default_Handler -
-
.weak RNG_IRQHandler -
.thumb_set RNG_IRQHandler,Default_Handler -
-
.weak PKA_IRQHandler -
.thumb_set PKA_IRQHandler,Default_Handler -
-
.weak DMA2_Channel1_IRQHandler -
.thumb_set DMA2_Channel1_IRQHandler,Default_Handler -
-
.weak DMA2_Channel2_IRQHandler -
.thumb_set DMA2_Channel2_IRQHandler,Default_Handler -
-
.weak DMA2_Channel3_IRQHandler -
.thumb_set DMA2_Channel3_IRQHandler,Default_Handler -
-
.weak DMA2_Channel4_IRQHandler -
.thumb_set DMA2_Channel4_IRQHandler,Default_Handler -
-
.weak DMA2_Channel5_IRQHandler -
.thumb_set DMA2_Channel5_IRQHandler,Default_Handler -
-
.weak DMA2_Channel6_IRQHandler -
.thumb_set DMA2_Channel6_IRQHandler,Default_Handler -
-
.weak DMA2_Channel7_IRQHandler -
.thumb_set DMA2_Channel7_IRQHandler,Default_Handler -
-
.weak DMAMUX1_OVR_IRQHandler -
.thumb_set DMAMUX1_OVR_IRQHandler,Default_Handler -
-
.weak SystemInit -
- - - -
-
-
- - -
-
- - - - -
- - - - - - - - - - - - - - - + .weak SystemInit diff --git a/mcu/startup_stm32wle5ccux.s__ b/mcu/startup_stm32wle5ccux.s__ index 697c303..84e71d3 100644 --- a/mcu/startup_stm32wle5ccux.s__ +++ b/mcu/startup_stm32wle5ccux.s__ @@ -1,4154 +1,424 @@ - - - - - STS_RR_R125/startup_stm32wle5ccux.s__ 位于 STS_M1A - STS_RR_R125 - YUNHORN - - - - - +/** + ****************************************************************************** + * @file startup_stm32wle5xx.s + * @author MCD Application Team + * @brief STM32WLE5xx devices vector table for GCC toolchain. + * This module performs: + * - Set the initial SP + * - Set the initial PC == Reset_Handler, + * - Set the vector table entries with the exceptions ISR address, + * - Branches to main in the C library (which eventually + * calls main()). + * After Reset the Cortex-M4 processor is in Thread mode, + * priority is Privileged, and the Stack is set to Main. + ****************************************************************************** + * @attention + * + * Copyright (c) 2020-2021 STMicroelectronics. + * All rights reserved. + * + * This software is licensed under terms that can be found in the LICENSE file + * in the root directory of this software component. + * If no LICENSE file comes with this software, it is provided AS-IS. + * + ****************************************************************************** + */ + +.syntax unified +.cpu cortex-m4 +.fpu softvfp +.thumb + +.global g_pfnVectors +.global Default_Handler + +/* start address for the initialization values of the .data section. +defined in linker script */ +.word _sidata +/* start address for the .data section. defined in linker script */ +.word _sdata +/* end address for the .data section. defined in linker script */ +.word _edata +/* start address for the .bss section. defined in linker script */ +.word _sbss +/* end address for the .bss section. defined in linker script */ +.word _ebss + +/** + * @brief This is the code that gets called when the processor first + * starts execution following a reset event. Only the absolutely + * necessary set is performed, after which the application + * supplied main() routine is called. + * @param None + * @retval : None +*/ + + .section .text.Reset_Handler + .weak Reset_Handler + .type Reset_Handler, %function +Reset_Handler: + ldr r0, =_estack + mov sp, r0 /* set stack pointer */ + +/* Call the clock system initialization function.*/ + bl SystemInit + +/* Copy the data segment initializers from flash to SRAM */ + ldr r0, =_sdata + ldr r1, =_edata + ldr r2, =_sidata + movs r3, #0 + b LoopCopyDataInit + +CopyDataInit: + ldr r4, [r2, r3] + str r4, [r0, r3] + adds r3, r3, #4 + +LoopCopyDataInit: + adds r4, r0, r3 + cmp r4, r1 + bcc CopyDataInit + +/* Zero fill the bss segment. */ + ldr r2, =_sbss + ldr r4, =_ebss + movs r3, #0 + b LoopFillZerobss + +FillZerobss: + str r3, [r2] + adds r2, r2, #4 + +LoopFillZerobss: + cmp r2, r4 + bcc FillZerobss + +/* Call static constructors */ + bl __libc_init_array +/* Call the application's entry point.*/ + bl main + +LoopForever: + b LoopForever + + .size Reset_Handler, .-Reset_Handler + +/** + * @brief This is the code that gets called when the processor receives an + * unexpected interrupt. This simply enters an infinite loop, preserving + * the system state for examination by a debugger. + * + * @param None + * @retval : None +*/ + .section .text.Default_Handler,"ax",%progbits +Default_Handler: +Infinite_Loop: + b Infinite_Loop + .size Default_Handler, .-Default_Handler + +/****************************************************************************** +* +* The STM32WLE5xx vector table. Note that the proper constructs +* must be placed on this to ensure that it ends up at physical address +* 0x0000.0000. +* +******************************************************************************/ + .section .isr_vector,"a",%progbits + .type g_pfnVectors, %object + .size g_pfnVectors, .-g_pfnVectors + +g_pfnVectors: + .word _estack + .word Reset_Handler + .word NMI_Handler + .word HardFault_Handler + .word MemManage_Handler + .word BusFault_Handler + .word UsageFault_Handler + .word 0 + .word 0 + .word 0 + .word 0 + .word SVC_Handler + .word DebugMon_Handler + .word 0 + .word PendSV_Handler + .word SysTick_Handler + .word WWDG_IRQHandler /* Window Watchdog interrupt */ + .word PVD_PVM_IRQHandler /* PVD and PVM interrupt through EXTI */ + .word TAMP_STAMP_LSECSS_SSRU_IRQHandler /* RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU int.*/ + .word RTC_WKUP_IRQHandler /* RTC wakeup interrupt through EXTI[19] */ + .word FLASH_IRQHandler /* Flash memory global interrupt and Flash memory ECC */ + .word RCC_IRQHandler /* RCC global interrupt */ + .word EXTI0_IRQHandler /* EXTI line 0 interrupt */ + .word EXTI1_IRQHandler /* EXTI line 1 interrupt */ + .word EXTI2_IRQHandler /* EXTI line 2 interrupt */ + .word EXTI3_IRQHandler /* EXTI line 3 interrupt */ + .word EXTI4_IRQHandler /* EXTI line 4 interrupt */ + .word DMA1_Channel1_IRQHandler /* DMA1 channel 1 interrupt */ + .word DMA1_Channel2_IRQHandler /* DMA1 channel 2 interrupt */ + .word DMA1_Channel3_IRQHandler /* DMA1 channel 3 interrupt */ + .word DMA1_Channel4_IRQHandler /* DMA1 channel 4 interrupt */ + .word DMA1_Channel5_IRQHandler /* DMA1 channel 5 interrupt */ + .word DMA1_Channel6_IRQHandler /* DMA1 channel 6 interrupt */ + .word DMA1_Channel7_IRQHandler /* DMA1 channel 7 interrupt */ + .word ADC_IRQHandler /* ADC interrupt */ + .word DAC_IRQHandler /* DAC interrupt */ + .word 0 /* Reserved */ + .word COMP_IRQHandler /* COMP1 and COMP2 interrupt through EXTI */ + .word EXTI9_5_IRQHandler /* EXTI line 9_5 interrupt */ + .word TIM1_BRK_IRQHandler /* Timer 1 break interrupt */ + .word TIM1_UP_IRQHandler /* Timer 1 Update */ + .word TIM1_TRG_COM_IRQHandler /* Timer 1 trigger and communication */ + .word TIM1_CC_IRQHandler /* Timer 1 capture compare interrupt */ + .word TIM2_IRQHandler /* TIM2 global interrupt */ + .word TIM16_IRQHandler /* Timer 16 global interrupt */ + .word TIM17_IRQHandler /* Timer 17 global interrupt */ + .word I2C1_EV_IRQHandler /* I2C1 event interrupt */ + .word I2C1_ER_IRQHandler /* I2C1 event interrupt */ + .word I2C2_EV_IRQHandler /* I2C2 error interrupt */ + .word I2C2_ER_IRQHandler /* I2C2 error interrupt */ + .word SPI1_IRQHandler /* SPI1 global interrupt */ + .word SPI2_IRQHandler /* SPI2 global interrupt */ + .word USART1_IRQHandler /* USART1 global interrupt */ + .word USART2_IRQHandler /* USART2 global interrupt */ + .word LPUART1_IRQHandler /* LPUART1 global interrupt */ + .word LPTIM1_IRQHandler /* LPtimer 1 global interrupt */ + .word LPTIM2_IRQHandler /* LPtimer 2 global interrupt */ + .word EXTI15_10_IRQHandler /* EXTI line 15_10] interrupt through EXTI */ + .word RTC_Alarm_IRQHandler /* RTC Alarms A & B interrupt */ + .word LPTIM3_IRQHandler /* LPtimer 3 global interrupt */ + .word SUBGHZSPI_IRQHandler /* SUBGHZSPI global interrupt */ + .word 0 /* Reserved */ + .word 0 /* Reserved */ + .word HSEM_IRQHandler /* Semaphore interrupt 0 to CPU1 */ + .word I2C3_EV_IRQHandler /* I2C3 event interrupt */ + .word I2C3_ER_IRQHandler /* I2C3 error interrupt */ + .word SUBGHZ_Radio_IRQHandler /* Radio IRQs RFBUSY interrupt through EXTI */ + .word AES_IRQHandler /* AES global interrupt */ + .word RNG_IRQHandler /* RNG interrupt */ + .word PKA_IRQHandler /* PKA interrupt */ + .word DMA2_Channel1_IRQHandler /* DMA2 channel 1 interrupt */ + .word DMA2_Channel2_IRQHandler /* DMA2 channel 2 interrupt */ + .word DMA2_Channel3_IRQHandler /* DMA2 channel 3 interrupt */ + .word DMA2_Channel4_IRQHandler /* DMA2 channel 4 interrupt */ + .word DMA2_Channel5_IRQHandler /* DMA2 channel 5 interrupt */ + .word DMA2_Channel6_IRQHandler /* DMA2 channel 6 interrupt */ + .word DMA2_Channel7_IRQHandler /* DMA2 channel 7 interrupt */ + .word DMAMUX1_OVR_IRQHandler /* DMAMUX overrun interrupt */ + +/******************************************************************************* +* +* Provide weak aliases for each Exception handler to the Default_Handler. +* As they are weak aliases, any function with the same name will override +* this definition. +* +*******************************************************************************/ + + .weak NMI_Handler + .thumb_set NMI_Handler,Default_Handler + + .weak HardFault_Handler + .thumb_set HardFault_Handler,Default_Handler + + .weak MemManage_Handler + .thumb_set MemManage_Handler,Default_Handler + + .weak BusFault_Handler + .thumb_set BusFault_Handler,Default_Handler + + .weak UsageFault_Handler + .thumb_set UsageFault_Handler,Default_Handler + + .weak SVC_Handler + .thumb_set SVC_Handler,Default_Handler + + .weak DebugMon_Handler + .thumb_set DebugMon_Handler,Default_Handler + + .weak PendSV_Handler + .thumb_set PendSV_Handler,Default_Handler + + .weak SysTick_Handler + .thumb_set SysTick_Handler,Default_Handler + + .weak WWDG_IRQHandler + .thumb_set WWDG_IRQHandler,Default_Handler + + .weak PVD_PVM_IRQHandler + .thumb_set PVD_PVM_IRQHandler,Default_Handler + + .weak TAMP_STAMP_LSECSS_SSRU_IRQHandler + .thumb_set TAMP_STAMP_LSECSS_SSRU_IRQHandler,Default_Handler + + .weak RTC_WKUP_IRQHandler + .thumb_set RTC_WKUP_IRQHandler,Default_Handler + + .weak FLASH_IRQHandler + .thumb_set FLASH_IRQHandler,Default_Handler + + .weak RCC_IRQHandler + .thumb_set RCC_IRQHandler,Default_Handler + .weak EXTI0_IRQHandler + .thumb_set EXTI0_IRQHandler,Default_Handler - - + .weak EXTI1_IRQHandler + .thumb_set EXTI1_IRQHandler,Default_Handler - - - - - + .weak EXTI2_IRQHandler + .thumb_set EXTI2_IRQHandler,Default_Handler - - - - - - - - - - - + .weak EXTI3_IRQHandler + .thumb_set EXTI3_IRQHandler,Default_Handler - + .weak EXTI4_IRQHandler + .thumb_set EXTI4_IRQHandler,Default_Handler - + .weak DMA1_Channel1_IRQHandler + .thumb_set DMA1_Channel1_IRQHandler,Default_Handler - + .weak DMA1_Channel2_IRQHandler + .thumb_set DMA1_Channel2_IRQHandler,Default_Handler + .weak DMA1_Channel3_IRQHandler + .thumb_set DMA1_Channel3_IRQHandler,Default_Handler - - - - - + .weak DMA1_Channel4_IRQHandler + .thumb_set DMA1_Channel4_IRQHandler,Default_Handler -
- + .weak DMA1_Channel5_IRQHandler + .thumb_set DMA1_Channel5_IRQHandler,Default_Handler - + .weak DMA1_Channel6_IRQHandler + .thumb_set DMA1_Channel6_IRQHandler,Default_Handler - - + .weak DMA1_Channel7_IRQHandler + .thumb_set DMA1_Channel7_IRQHandler,Default_Handler - + .weak ADC_IRQHandler + .thumb_set ADC_IRQHandler,Default_Handler + .weak DAC_IRQHandler + .thumb_set DAC_IRQHandler,Default_Handler - + .weak I2C2_EV_IRQHandler + .thumb_set I2C2_EV_IRQHandler,Default_Handler - + .weak I2C2_ER_IRQHandler + .thumb_set I2C2_ER_IRQHandler,Default_Handler + .weak SPI1_IRQHandler + .thumb_set SPI1_IRQHandler,Default_Handler + .weak SPI2_IRQHandler + .thumb_set SPI2_IRQHandler,Default_Handler -
-
+ .weak USART1_IRQHandler + .thumb_set USART1_IRQHandler,Default_Handler -
-
-
-
-
- + .weak USART2_IRQHandler + .thumb_set USART2_IRQHandler,Default_Handler - + .weak LPUART1_IRQHandler + .thumb_set LPUART1_IRQHandler,Default_Handler + .weak LPTIM1_IRQHandler + .thumb_set LPTIM1_IRQHandler,Default_Handler -
- sundp -
/
- STS_RR_R125 -
- - - - - -
- - - -
- - - -
- -
- -
- -
- - - 1 - -
-
- -
- -
- - - 0 - -
-
- - -
- - 派生 - - - - 0 - -
- -
- -
-
+ .weak LPTIM2_IRQHandler + .thumb_set LPTIM2_IRQHandler,Default_Handler -
- - - -
-
-
+ .weak DMA2_Channel2_IRQHandler + .thumb_set DMA2_Channel2_IRQHandler,Default_Handler -
- + .weak DMA2_Channel3_IRQHandler + .thumb_set DMA2_Channel3_IRQHandler,Default_Handler + .weak DMA2_Channel4_IRQHandler + .thumb_set DMA2_Channel4_IRQHandler,Default_Handler + .weak DMA2_Channel5_IRQHandler + .thumb_set DMA2_Channel5_IRQHandler,Default_Handler + .weak DMA2_Channel6_IRQHandler + .thumb_set DMA2_Channel6_IRQHandler,Default_Handler - -
-
- - 您已经于2024-03-01 19:36:52 +08:00推送了分支 STS_R1D -
- - 创建合并请求 - -
+ .weak DMA2_Channel7_IRQHandler + .thumb_set DMA2_Channel7_IRQHandler,Default_Handler + .weak DMAMUX1_OVR_IRQHandler + .thumb_set DMAMUX1_OVR_IRQHandler,Default_Handler - - -
-
- -
-
- - -
-
- - - - -
-
- - - - - - - - - - - - - - -
- - -
- - - - - - - - - - - - - - - - - - - - - STS_RR_R125/mcu/startup_stm32wle5ccux.s__ - -
-
- - - -
-
- -
-

-
- -
- - -
- 425 行 -
- - -
- 16 KiB -
- - - -
- Plaintext -
- - - -
- - -
-
- - - - - - - - - - - - - - - - - -
-

-
- - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
/** -
****************************************************************************** -
* @file startup_stm32wle5xx.s -
* @author MCD Application Team -
* @brief STM32WLE5xx devices vector table for GCC toolchain. -
* This module performs: -
* - Set the initial SP -
* - Set the initial PC == Reset_Handler, -
* - Set the vector table entries with the exceptions ISR address, -
* - Branches to main in the C library (which eventually -
* calls main()). -
* After Reset the Cortex-M4 processor is in Thread mode, -
* priority is Privileged, and the Stack is set to Main. -
****************************************************************************** -
* @attention -
* -
* Copyright (c) 2020-2021 STMicroelectronics. -
* All rights reserved. -
* -
* This software is licensed under terms that can be found in the LICENSE file -
* in the root directory of this software component. -
* If no LICENSE file comes with this software, it is provided AS-IS. -
* -
****************************************************************************** -
*/ -
-
.syntax unified -
.cpu cortex-m4 -
.fpu softvfp -
.thumb -
-
.global g_pfnVectors -
.global Default_Handler -
-
/* start address for the initialization values of the .data section. -
defined in linker script */ -
.word _sidata -
/* start address for the .data section. defined in linker script */ -
.word _sdata -
/* end address for the .data section. defined in linker script */ -
.word _edata -
/* start address for the .bss section. defined in linker script */ -
.word _sbss -
/* end address for the .bss section. defined in linker script */ -
.word _ebss -
-
/** -
* @brief This is the code that gets called when the processor first -
* starts execution following a reset event. Only the absolutely -
* necessary set is performed, after which the application -
* supplied main() routine is called. -
* @param None -
* @retval : None -
*/ -
-
.section .text.Reset_Handler -
.weak Reset_Handler -
.type Reset_Handler, %function -
Reset_Handler: -
ldr r0, =_estack -
mov sp, r0 /* set stack pointer */ -
-
/* Call the clock system initialization function.*/ -
bl SystemInit -
-
/* Copy the data segment initializers from flash to SRAM */ -
ldr r0, =_sdata -
ldr r1, =_edata -
ldr r2, =_sidata -
movs r3, #0 -
b LoopCopyDataInit -
-
CopyDataInit: -
ldr r4, [r2, r3] -
str r4, [r0, r3] -
adds r3, r3, #4 -
-
LoopCopyDataInit: -
adds r4, r0, r3 -
cmp r4, r1 -
bcc CopyDataInit -
-
/* Zero fill the bss segment. */ -
ldr r2, =_sbss -
ldr r4, =_ebss -
movs r3, #0 -
b LoopFillZerobss -
-
FillZerobss: -
str r3, [r2] -
adds r2, r2, #4 -
-
LoopFillZerobss: -
cmp r2, r4 -
bcc FillZerobss -
-
/* Call static constructors */ -
bl __libc_init_array -
/* Call the application's entry point.*/ -
bl main -
-
LoopForever: -
b LoopForever -
-
.size Reset_Handler, .-Reset_Handler -
-
/** -
* @brief This is the code that gets called when the processor receives an -
* unexpected interrupt. This simply enters an infinite loop, preserving -
* the system state for examination by a debugger. -
* -
* @param None -
* @retval : None -
*/ -
.section .text.Default_Handler,"ax",%progbits -
Default_Handler: -
Infinite_Loop: -
b Infinite_Loop -
.size Default_Handler, .-Default_Handler -
-
/****************************************************************************** -
* -
* The STM32WLE5xx vector table. Note that the proper constructs -
* must be placed on this to ensure that it ends up at physical address -
* 0x0000.0000. -
* -
******************************************************************************/ -
.section .isr_vector,"a",%progbits -
.type g_pfnVectors, %object -
.size g_pfnVectors, .-g_pfnVectors -
-
g_pfnVectors: -
.word _estack -
.word Reset_Handler -
.word NMI_Handler -
.word HardFault_Handler -
.word MemManage_Handler -
.word BusFault_Handler -
.word UsageFault_Handler -
.word 0 -
.word 0 -
.word 0 -
.word 0 -
.word SVC_Handler -
.word DebugMon_Handler -
.word 0 -
.word PendSV_Handler -
.word SysTick_Handler -
.word WWDG_IRQHandler /* Window Watchdog interrupt */ -
.word PVD_PVM_IRQHandler /* PVD and PVM interrupt through EXTI */ -
.word TAMP_STAMP_LSECSS_SSRU_IRQHandler /* RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU int.*/ -
.word RTC_WKUP_IRQHandler /* RTC wakeup interrupt through EXTI[19] */ -
.word FLASH_IRQHandler /* Flash memory global interrupt and Flash memory ECC */ -
.word RCC_IRQHandler /* RCC global interrupt */ -
.word EXTI0_IRQHandler /* EXTI line 0 interrupt */ -
.word EXTI1_IRQHandler /* EXTI line 1 interrupt */ -
.word EXTI2_IRQHandler /* EXTI line 2 interrupt */ -
.word EXTI3_IRQHandler /* EXTI line 3 interrupt */ -
.word EXTI4_IRQHandler /* EXTI line 4 interrupt */ -
.word DMA1_Channel1_IRQHandler /* DMA1 channel 1 interrupt */ -
.word DMA1_Channel2_IRQHandler /* DMA1 channel 2 interrupt */ -
.word DMA1_Channel3_IRQHandler /* DMA1 channel 3 interrupt */ -
.word DMA1_Channel4_IRQHandler /* DMA1 channel 4 interrupt */ -
.word DMA1_Channel5_IRQHandler /* DMA1 channel 5 interrupt */ -
.word DMA1_Channel6_IRQHandler /* DMA1 channel 6 interrupt */ -
.word DMA1_Channel7_IRQHandler /* DMA1 channel 7 interrupt */ -
.word ADC_IRQHandler /* ADC interrupt */ -
.word DAC_IRQHandler /* DAC interrupt */ -
.word 0 /* Reserved */ -
.word COMP_IRQHandler /* COMP1 and COMP2 interrupt through EXTI */ -
.word EXTI9_5_IRQHandler /* EXTI line 9_5 interrupt */ -
.word TIM1_BRK_IRQHandler /* Timer 1 break interrupt */ -
.word TIM1_UP_IRQHandler /* Timer 1 Update */ -
.word TIM1_TRG_COM_IRQHandler /* Timer 1 trigger and communication */ -
.word TIM1_CC_IRQHandler /* Timer 1 capture compare interrupt */ -
.word TIM2_IRQHandler /* TIM2 global interrupt */ -
.word TIM16_IRQHandler /* Timer 16 global interrupt */ -
.word TIM17_IRQHandler /* Timer 17 global interrupt */ -
.word I2C1_EV_IRQHandler /* I2C1 event interrupt */ -
.word I2C1_ER_IRQHandler /* I2C1 event interrupt */ -
.word I2C2_EV_IRQHandler /* I2C2 error interrupt */ -
.word I2C2_ER_IRQHandler /* I2C2 error interrupt */ -
.word SPI1_IRQHandler /* SPI1 global interrupt */ -
.word SPI2_IRQHandler /* SPI2 global interrupt */ -
.word USART1_IRQHandler /* USART1 global interrupt */ -
.word USART2_IRQHandler /* USART2 global interrupt */ -
.word LPUART1_IRQHandler /* LPUART1 global interrupt */ -
.word LPTIM1_IRQHandler /* LPtimer 1 global interrupt */ -
.word LPTIM2_IRQHandler /* LPtimer 2 global interrupt */ -
.word EXTI15_10_IRQHandler /* EXTI line 15_10] interrupt through EXTI */ -
.word RTC_Alarm_IRQHandler /* RTC Alarms A & B interrupt */ -
.word LPTIM3_IRQHandler /* LPtimer 3 global interrupt */ -
.word SUBGHZSPI_IRQHandler /* SUBGHZSPI global interrupt */ -
.word 0 /* Reserved */ -
.word 0 /* Reserved */ -
.word HSEM_IRQHandler /* Semaphore interrupt 0 to CPU1 */ -
.word I2C3_EV_IRQHandler /* I2C3 event interrupt */ -
.word I2C3_ER_IRQHandler /* I2C3 error interrupt */ -
.word SUBGHZ_Radio_IRQHandler /* Radio IRQs RFBUSY interrupt through EXTI */ -
.word AES_IRQHandler /* AES global interrupt */ -
.word RNG_IRQHandler /* RNG interrupt */ -
.word PKA_IRQHandler /* PKA interrupt */ -
.word DMA2_Channel1_IRQHandler /* DMA2 channel 1 interrupt */ -
.word DMA2_Channel2_IRQHandler /* DMA2 channel 2 interrupt */ -
.word DMA2_Channel3_IRQHandler /* DMA2 channel 3 interrupt */ -
.word DMA2_Channel4_IRQHandler /* DMA2 channel 4 interrupt */ -
.word DMA2_Channel5_IRQHandler /* DMA2 channel 5 interrupt */ -
.word DMA2_Channel6_IRQHandler /* DMA2 channel 6 interrupt */ -
.word DMA2_Channel7_IRQHandler /* DMA2 channel 7 interrupt */ -
.word DMAMUX1_OVR_IRQHandler /* DMAMUX overrun interrupt */ -
-
/******************************************************************************* -
* -
* Provide weak aliases for each Exception handler to the Default_Handler. -
* As they are weak aliases, any function with the same name will override -
* this definition. -
* -
*******************************************************************************/ -
-
.weak NMI_Handler -
.thumb_set NMI_Handler,Default_Handler -
-
.weak HardFault_Handler -
.thumb_set HardFault_Handler,Default_Handler -
-
.weak MemManage_Handler -
.thumb_set MemManage_Handler,Default_Handler -
-
.weak BusFault_Handler -
.thumb_set BusFault_Handler,Default_Handler -
-
.weak UsageFault_Handler -
.thumb_set UsageFault_Handler,Default_Handler -
-
.weak SVC_Handler -
.thumb_set SVC_Handler,Default_Handler -
-
.weak DebugMon_Handler -
.thumb_set DebugMon_Handler,Default_Handler -
-
.weak PendSV_Handler -
.thumb_set PendSV_Handler,Default_Handler -
-
.weak SysTick_Handler -
.thumb_set SysTick_Handler,Default_Handler -
-
.weak WWDG_IRQHandler -
.thumb_set WWDG_IRQHandler,Default_Handler -
-
.weak PVD_PVM_IRQHandler -
.thumb_set PVD_PVM_IRQHandler,Default_Handler -
-
.weak TAMP_STAMP_LSECSS_SSRU_IRQHandler -
.thumb_set TAMP_STAMP_LSECSS_SSRU_IRQHandler,Default_Handler -
-
.weak RTC_WKUP_IRQHandler -
.thumb_set RTC_WKUP_IRQHandler,Default_Handler -
-
.weak FLASH_IRQHandler -
.thumb_set FLASH_IRQHandler,Default_Handler -
-
.weak RCC_IRQHandler -
.thumb_set RCC_IRQHandler,Default_Handler -
-
.weak EXTI0_IRQHandler -
.thumb_set EXTI0_IRQHandler,Default_Handler -
-
.weak EXTI1_IRQHandler -
.thumb_set EXTI1_IRQHandler,Default_Handler -
-
.weak EXTI2_IRQHandler -
.thumb_set EXTI2_IRQHandler,Default_Handler -
-
.weak EXTI3_IRQHandler -
.thumb_set EXTI3_IRQHandler,Default_Handler -
-
.weak EXTI4_IRQHandler -
.thumb_set EXTI4_IRQHandler,Default_Handler -
-
.weak DMA1_Channel1_IRQHandler -
.thumb_set DMA1_Channel1_IRQHandler,Default_Handler -
-
.weak DMA1_Channel2_IRQHandler -
.thumb_set DMA1_Channel2_IRQHandler,Default_Handler -
-
.weak DMA1_Channel3_IRQHandler -
.thumb_set DMA1_Channel3_IRQHandler,Default_Handler -
-
.weak DMA1_Channel4_IRQHandler -
.thumb_set DMA1_Channel4_IRQHandler,Default_Handler -
-
.weak DMA1_Channel5_IRQHandler -
.thumb_set DMA1_Channel5_IRQHandler,Default_Handler -
-
.weak DMA1_Channel6_IRQHandler -
.thumb_set DMA1_Channel6_IRQHandler,Default_Handler -
-
.weak DMA1_Channel7_IRQHandler -
.thumb_set DMA1_Channel7_IRQHandler,Default_Handler -
-
.weak ADC_IRQHandler -
.thumb_set ADC_IRQHandler,Default_Handler -
-
.weak DAC_IRQHandler -
.thumb_set DAC_IRQHandler,Default_Handler -
-
.weak COMP_IRQHandler -
.thumb_set COMP_IRQHandler,Default_Handler -
-
.weak EXTI9_5_IRQHandler -
.thumb_set EXTI9_5_IRQHandler,Default_Handler -
-
.weak TIM1_BRK_IRQHandler -
.thumb_set TIM1_BRK_IRQHandler,Default_Handler -
-
.weak TIM1_UP_IRQHandler -
.thumb_set TIM1_UP_IRQHandler,Default_Handler -
-
.weak TIM1_TRG_COM_IRQHandler -
.thumb_set TIM1_TRG_COM_IRQHandler,Default_Handler -
-
.weak TIM1_CC_IRQHandler -
.thumb_set TIM1_CC_IRQHandler,Default_Handler -
-
.weak TIM2_IRQHandler -
.thumb_set TIM2_IRQHandler,Default_Handler -
-
.weak TIM16_IRQHandler -
.thumb_set TIM16_IRQHandler,Default_Handler -
-
.weak TIM17_IRQHandler -
.thumb_set TIM17_IRQHandler,Default_Handler -
-
.weak I2C1_EV_IRQHandler -
.thumb_set I2C1_EV_IRQHandler,Default_Handler -
-
.weak I2C1_ER_IRQHandler -
.thumb_set I2C1_ER_IRQHandler,Default_Handler -
-
.weak I2C2_EV_IRQHandler -
.thumb_set I2C2_EV_IRQHandler,Default_Handler -
-
.weak I2C2_ER_IRQHandler -
.thumb_set I2C2_ER_IRQHandler,Default_Handler -
-
.weak SPI1_IRQHandler -
.thumb_set SPI1_IRQHandler,Default_Handler -
-
.weak SPI2_IRQHandler -
.thumb_set SPI2_IRQHandler,Default_Handler -
-
.weak USART1_IRQHandler -
.thumb_set USART1_IRQHandler,Default_Handler -
-
.weak USART2_IRQHandler -
.thumb_set USART2_IRQHandler,Default_Handler -
-
.weak LPUART1_IRQHandler -
.thumb_set LPUART1_IRQHandler,Default_Handler -
-
.weak LPTIM1_IRQHandler -
.thumb_set LPTIM1_IRQHandler,Default_Handler -
-
.weak LPTIM2_IRQHandler -
.thumb_set LPTIM2_IRQHandler,Default_Handler -
-
.weak EXTI15_10_IRQHandler -
.thumb_set EXTI15_10_IRQHandler,Default_Handler -
-
.weak RTC_Alarm_IRQHandler -
.thumb_set RTC_Alarm_IRQHandler,Default_Handler -
-
.weak LPTIM3_IRQHandler -
.thumb_set LPTIM3_IRQHandler,Default_Handler -
-
.weak SUBGHZSPI_IRQHandler -
.thumb_set SUBGHZSPI_IRQHandler,Default_Handler -
-
.weak HSEM_IRQHandler -
.thumb_set HSEM_IRQHandler,Default_Handler -
-
.weak I2C3_EV_IRQHandler -
.thumb_set I2C3_EV_IRQHandler,Default_Handler -
-
.weak I2C3_ER_IRQHandler -
.thumb_set I2C3_ER_IRQHandler,Default_Handler -
-
.weak SUBGHZ_Radio_IRQHandler -
.thumb_set SUBGHZ_Radio_IRQHandler,Default_Handler -
-
.weak AES_IRQHandler -
.thumb_set AES_IRQHandler,Default_Handler -
-
.weak RNG_IRQHandler -
.thumb_set RNG_IRQHandler,Default_Handler -
-
.weak PKA_IRQHandler -
.thumb_set PKA_IRQHandler,Default_Handler -
-
.weak DMA2_Channel1_IRQHandler -
.thumb_set DMA2_Channel1_IRQHandler,Default_Handler -
-
.weak DMA2_Channel2_IRQHandler -
.thumb_set DMA2_Channel2_IRQHandler,Default_Handler -
-
.weak DMA2_Channel3_IRQHandler -
.thumb_set DMA2_Channel3_IRQHandler,Default_Handler -
-
.weak DMA2_Channel4_IRQHandler -
.thumb_set DMA2_Channel4_IRQHandler,Default_Handler -
-
.weak DMA2_Channel5_IRQHandler -
.thumb_set DMA2_Channel5_IRQHandler,Default_Handler -
-
.weak DMA2_Channel6_IRQHandler -
.thumb_set DMA2_Channel6_IRQHandler,Default_Handler -
-
.weak DMA2_Channel7_IRQHandler -
.thumb_set DMA2_Channel7_IRQHandler,Default_Handler -
-
.weak DMAMUX1_OVR_IRQHandler -
.thumb_set DMAMUX1_OVR_IRQHandler,Default_Handler -
-
.weak SystemInit -
- - - -
-
-
- - -
-
- - - - -
- - - - - - - - - - - - - - - + .weak SystemInit