 Yunhorn
|
c841aa4ba8
|
Merge branch 'R4' into R1D
|
2024-10-24 15:15:53 +08:00 |
|
Yunhorn
|
0fe1398708
|
wip not good
|
2024-10-23 20:06:50 +08:00 |
|
Yunhorn
|
072c801ca3
|
refine STS_R1D
|
2024-10-22 21:44:53 +08:00 |
|
Yunhorn
|
cc7cd14a6f
|
Merge branch 'master' of https://gitea.yunhorn.com/sundp/WLE5CC_NODE_STS into R4
|
2024-10-22 19:26:32 +08:00 |
|
Yunhorn
|
ee15b94087
|
workable L8
|
2024-10-15 17:22:52 +08:00 |
|
Yunhorn
|
7a8deae9e8
|
-- add debug message
|
2024-09-26 16:34:34 +08:00 |
|
Yunhorn
|
17922965f4
|
-- STS R4 WIP
|
2024-09-25 22:03:29 +08:00 |
|
Yunhorn
|
1e35e22f9d
|
add support defines for RM2 (OLD PCB)
|
2024-09-24 17:39:13 +08:00 |
|
Yunhorn
|
734b12f30d
|
wip
|
2024-09-23 20:00:31 +08:00 |
|
Yunhorn
|
d36769eeeb
|
wip R
|
2024-09-20 19:03:05 +08:00 |
|
Yunhorn
|
e9a0b1a2fd
|
wip
|
2024-09-16 17:19:36 +08:00 |
|
Yunhorn
|
ebb7cf2611
|
-- good sendtxdata without port0
|
2024-09-12 21:12:58 +08:00 |
|
Yunhorn
|
907f55ab31
|
-- WLE5CC_NODE_STS --
|
2024-09-10 17:31:49 +08:00 |